

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT(S):

Fitzgerald

SERIAL NO.:

10/774,890

GROUP NO.:

2818

FILING DATE:

February 9, 2004

EXAMINER:

Tran, Mai Huong C.

TITLE:

RELAXED SIGE PLATFORM FOR HIGH SPEED CMOS

ELECTRONICS AND HIGH SPEED ANALOG CIRCUITS

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

REPLACEMENT SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

In response to the Office Action dated July 8, 2005, Applicants hereby re-submit the PTO-1449 filed on October 1, 2004, to correct defects in the header appearing on pages 2, 3, and 4. Applicants request that the Supplemental Information Disclosure Statement now be considered by the Examiner in connection with the examination of the above-identified patent application. Applicants have not resubmitted copies of the references but would be happy to do so upon request.

Respectfully submitted,

Natasha C. Us

Attorney for Applicant(s) Goodwin Procter LLP

Exchange Place

Tel. No.: (617) 570-1806 Fax No.: (617) 523-1231 Boston, Massachusetts 02109



SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: ASC-049C1

APPLICANT(S): Fitzgerald

SERIAL NO.: 10/774,890

FILING DATE: February 9, 2004

GROUP: 2818

U.S. PATENT DOCUMENTS

EXAM. INIT.	DOCUMENT NUMBER		DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE			
	A170	2002/0063292	05/30/2002	Armstrong et al.						
	A171	2002/0190284	12/19/2002	Murthy et al.			12/30/1999			
	A172	2004/0007724	01/15/2004	Murthy et al.			07/12/2002			
	A173 2004/0014276		01/22/2004	Murthy et al.			07/16/2002			
A174 2004/007003		2004/0070035	04/15/2004	Murthy et al.						
	A175	2004/0084735	05/06/2004	Murthy et al.			07/23/2003			
A176		2004/0119101	06/24/2004	Schrom et al.			12/23/2002			
		2004/0142545	07/22/2004	Ngo et al.			01/17/2003			
			09/09/2004	Yeo et al.			03/04/2003			
1000			02/18/1992	Ozturk et al.						
	A180	5,242,847	09/07/1993	Ozturk et al.						
•••	A181	6,228,694	05/08/2001	Doyle et al.						
	A182	6,235,568	05/22/2001	Murthy et al.						
	A183	6,281,532	08/28/2001	Doyle et al.						
	A184	6,326,664	12/04/2001	Chau <i>et al</i> .						
	A185	6,563,152	05/13/2003	Roberds et al.			12/29/2000			
	A186	6,605,498	08/12/2003	Murthy et al.			03/29/2002			
	A187	6,621,131	09/16/2003	Murthy et al.			11/01/2001			
	A188	6,657,223	12/02/2003	Wang et al.		10/29/2				
	A189	6,703,648	03/09/2004	Xiang et al.			10/29/2002			
	A190	6,743,684	06/01/2004	Liu			10/11/2002			
EXAMINER				DATE CONS	DATE CONSIDERED					

FORM PTO - 1449 ATTORNEY DOCKET NO.: ASC-049C1 SUPPLEMENTAL INFORMATION APPLICANT(S): Fitzgerald DISCLOSURE STATEMENT SERIAL NO.: 10/774,890 FILING DATE: February 9, 2004 **GROUP: 2818** U.S. PATENT DOCUMENTS FILING DATE IF DOCUMENT DATE NAME **CLASS** SUB EXAM. APPROPRIATE INIT. NUMBER **CLASS** FOREIGN PATENT DOCUMENTS **ENGLISH** EXAM. DOCUMENT DATE **COUNTRY** CLASS SUB FILING ABSTRACT DATE INIT. NUMBER CODE CLASS ONLY LANG (Y/N) OTHER ART, JOURNAL ARTICLES, ETC. EXAM. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) INIT. Gannavaram, et al., "Low Temperature (≤800°C) Recessed Junction Selective Silicon-Germanium C102 Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 137-440. Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE C103 International Electron Devices Meeting Technical Digest, (2003) pp. 73-76. Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length C104 Strained Silicon CMOS Transistors," IEEE International Electron Devices Meeting Technical Digest, (2003), 11.6.1-11.6.3. Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," IEEE Transactions on C105 Electron Devices, Vol. 38, No. 4 (April 1991), pp. 895-900. Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," IEEE Electron C106 Device Letters, Vol. 17, No. 6 (June 1996), pp. 291-293. C107 Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," IEEE Transactions on Electron Devices, Vol. 44, No. 4 (April 1997), pp. 646-650. Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS C108 Transistors with Raised Si_{1-x}Ge_x Source/Drain", <u>IEEE Electron Device Letters</u>, Vol. 21, No. 9, (Sept. 2000) pp. 448-450. Iida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron C109 mobility," Solid-State Electronics, Vol. 43 (1999), pp. 1117-1120. **EXAMINER** DATE CONSIDERED

FORM PTO – 1449 ATTORNEY DOCKET NO.: ASC-049C1 SUPPLEMENTAL INFORMATION APPLICANT(S): Fitzgerald DISCLOSURE STATEMENT SERIAL NO.: 10/774,890 FILING DATE: February 9, 2004 **GROUP: 2818 U.S. PATENT DOCUMENTS** FILING DATE IF DOCUMENT DATE NAME CLASS SUB EXAM. INIT. NUMBER **CLASS** APPROPRIATE FOREIGN PATENT DOCUMENTS **ABSTRACT ENGLISH** EXAM. DOCUMENT DATE COUNTRY **CLASS** SUB FILING NUMBER CODE **CLASS** DATE ONLY LANG INIT. (Y/N) OTHER ART, JOURNAL ARTICLES, ETC. EXAM. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) INIT. Ito et al., "Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 247-250. Lochtefeld et al., "Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled C111 NMOS via Mechanical Stress," IEEE Electron Device Letters, Vol. 22, No. 12 (2001), pp. 591-593. Ootsuka et al., "A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale Systemon-a-Chip Applications," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-578. Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," IEEE C113 International Electron Devices Meeting Technical Digest, (2002), pp. 27-30. C114 Öztürk, et al., "Advanced Si_{l-x}Ge_x Source/Drain and Contact Technologies for Sub-70 nm CMOS," <u>IEEE</u> International Electron Device Meeting Technical Digest, (2002), pp. 375-378. Öztürk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-C115 Germanium Technology," Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82. Öztürk, et al., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., Vol. 717, (2002), pp. C4.1.1-C4.1.12. Öztürk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si_{1-x}Ge_x Source/Drain C117 Junctions for Nanoscale CMOS," IEEE International Electron Device Meeting Technical Digest (2003), pp. 497-500. C118 Shimizu et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement," IEEE International Electron Devices Meeting Technical Digest, (2001), pp. 433-436. DATE CONSIDERED **EXAMINER**

						A TOTAL DA CALETTAIN A COLORADA						
FORM PTO – 1449					1	ATTORNEY DOCKET NO.: ASC-049C1						
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT						APPLICANT(S): Fitzgerald						
						SERIAL NO.: 10/774,890						
						FILING DATE: February 9, 2004						
					(GROUP: 2818						
U.S. PATENT DOCUMENTS												
EXAM. INIT.		DOCUMENT NUMBER	DATE	NA NA	AME			CLASS	i I		IG DATE IF OPRIATE	

FOREIGN PATENT DOCUMENTS												
EXAM. INIT.		DOCUMENT NUMBER	DATE .	COUN		CLASS	SUB CLASS	FILING DATE	ABSTRACT ONLY		ENGLISH LANG (Y/N)	
OTHER ART, JOURNAL ARTICLES, ETC.												
EXAM. INIT.	ОТН	HER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication)										
,	C119	Thompson <i>et al.</i> , "A Logic Nanotechnology Featuring Strained-Silicon," <u>IEEE Electron Device Letters</u> , Vol. 25, No. 4 (April 2004), pp. 191-193.										
	C120	Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu <i>Interconnects</i> , Low k ILD, and 1um ² SRAM Cell," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2002), pp. 61-64.										
	C121	Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," IEEE International Electron Devices Meeting Technical Digest, (1997), pp. 939-941.										
	·C122	Uchino, et al., "A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1-μm CMOS ULSIs," <u>IEEE International Electron Device Meeting Technical Digest</u> , (1997), pp. 479-482.										
. =												
						. "						
· · · · · ·												
					- 1							
EXAMINER					DATE CO	NSIDERI	ED					